We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 32065

10.1 EDK, MPMC v4.03.a - Is mpmc_clk90 port used with SDR SDRAM PHY?


Is mpmc_clk90 port used with SDR SDRAM PHY? A 90-degree phase-shifted clock does not seem useful for a non-DDR memory interface.


mpmc_clk90 is not used by the MPMC. It can be safely driven by 'net_gnd' to prevent the error.

This issue is fixed starting in MPMC v5.00.a, to be released in EDK 11.1.

AR# 32065
Date Created 01/22/2009
Last Updated 12/15/2012
Status Active
Type General Article