UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 32132

LogiCORE IP Color Correction Matrix - Release Notes and Known Issues

Description

This answer record contains the Release Notes and Known Issues list for the CORE Generator tool LogiCORE IP Color Correction Matrix Core.

The following information is listed for each version of the core:

  • New Features
  • Bug Fixes
  • Known Issues
LogiCORE IP Color Correction Matrix Lounge:
http://www.xilinx.com/products/ipcenter/EF-DI-CCM.htm

Solution

General LogiCORE IP Color Correction Matrix Issues
LogiCORE IP Color Correction Matrix v5.01.a
  • Initial release in ISE 14.3 and Vivado 2012.3 tools
Supported Devices (ISE)
  • All 7 series
  • All Virtex-6
  • All Spartan-6
Supported Devices (Vivado)
  • All 7 series
New Features
  • ISE 14.3tool support
  • Fixed clock domain issues with registers in the AXI4-Lite connection
  • Increase of Coefficient range from [-4:4] to [-8:8]
Resolved Issues (ISE)
  • (Xilinx Answer 51589) Why does the Video IP stop working (i.e. producing TLAST output) when the optional AXI4-Lite interface is not selected in EDK?
  • (Xilinx Answer 51483) Why does my Video IP lock up when a partial input frame is passed by the Video In to AXI-4 Stream input core?
Resolved Issues (Vivado)
  • (Xilinx Answer 50909) 2012.2 Vivado Simulator - Why do I receive errors or data mismatches when I attempt to simulate my IP in Vivado Simulator using the behavioral simulation flow?
  • (Xilinx Answer 51483) Why does my Video IP lock up when a partial input frame is passed by the Video In to AXI-4 Stream input core?
Known Issues (ISE) Known Issues (Vivado)
LogiCORE IP Color Correction Matrix v5.00.a
  • Initial release in ISE 14.2 and Vivado 2012.2 tools
Supported Devices (ISE)
  • All 7 series
  • All Virtex-6
  • All Spartan-6
Supported Devices (Vivado)
  • All 7 series
New Features
  • ISE 14.2 tool support
  • Added independent clock for AXI4-Lite
Bug Fixes
  • N/A
Known Issues (ISE)
  • (Xilinx Answer 51589) Why does the Video IP stop working (i.e. producing TLAST output) when the optional AXI4-Lite interface is not selected in EDK?
  • (Xilinx Answer 51483) Why does my Video IP lock up when a partial input frame is passed by the Video In to AXI-4 Stream input core?
Known Issues (Vivado)
  • (Xilinx Answer 50909) 2012.2 Vivado Simulator - Why do I receive errors or data mismatches when I attempt to simulate my IP in Vivado Simulator using the behavioral simulation flow?
  • (Xilinx Answer 51483) Why does my Video IP lock up when a partial input frame is passed by the Video In to AXI-4 Stream input core?

LogiCORE IP Color Correction Matrix v4.00.a
  • Initial release in ISE 14.1 and Vivado 2012.1 tools
Supported Devices (ISE)
  • Virtex-7
  • Kintex-7
  • Artix-7
  • Zynq-7000
  • Virtex-6
  • Spartan-6
Supported Devices (Vivado)
  • Virtex-7
  • Kintex-7
  • Artix-7
  • Zynq-7000
New Features
  • ISE 14.1tool support
  • Virtex-7, Kintex-7, Artix-7 and Zynq device support
  • AXI4-Stream interface support for the input and output interfaces
  • AXI4-Lite bus interface support for the processor interface
  • 16-bit data support
Bug Fixes
  • N/A
Known Issues
  • N/A
LogiCORE IPColor Correction Matrix v3.0
  • Initial release in ISE Design Suite 13.3
Supported Devices
  • Virtex-7
  • Virtex-7 XT (7vx485t)
  • Virtex-7 -2L
  • Kintex-7
  • Kintex-7 -2L
  • Virtex-6 XC CXT/LXT/SXT/HXT
  • Virtex-6 XQ LXT/SXT
  • Virtex-6 -1L XC LXT/SXT
  • Virtex-6 -1L XQ LXT/SXT
  • Spartan-6 XC LX/LXT
  • Spartan-6 XA LX/LXT
  • Spartan-6 XQ LX/LXT
  • Spartan-6 -1L XC LX
  • Spartan-6 -1L XQ LX
New Features
  • ISE 13.3 tool support
  • Virtex-7 and Kintex-7 device support
  • AXI4-Lite bus interface support for the EDK Pcore interface
Bug Fixes
  • CR 621035: The core will scale the data appropriately when the Input Bit Width is not equal to the Output Bit Width
  • CR 570860: Software Enable is gated by vblank_in
Known Issues
  • (Xilinx Answer 47048) - Why does the Color Correction Matrix pCore stop working after an an extended period of time?
LogiCORE Color Correction Matrix v2.0
  • Initial release in ISE Design Suite 12.2
New Features
  • Number of total columns and rows size increased to 4k x 4k pixels.
  • Support for Spartan-6 and Virtex-6 devices added.
  • Linux 32 and 64-bit support
  • Pcore support for the XSVI bus added.
Bug Fixes
  • (Xilinx Answer 35130) - Why do I get the following error when generating with a Design Linking License? "ERROR:sim - Error: Netgen failed for v_cfa_v1_0.vhd. ERROR:NetListWriters:380 - The design contains secured core."
  • (Xilinx Answer 35433) - Why are all of my Color Correction Matrix elements converted to integers if I have set only one of them to an integer?
Known Issues
  • (Xilinx Answer 33872) - "ERROR:sim - An IP generation script exited abnormally. Error found during generation."
  • (Xilinx Answer 37987) - Where can I find UG762: Xilinx Streaming Video Interface User Guide?
  • (Xilinx Answer 47048)- Why does the Color Correction Matrix pCore stop working after an an extended period of time?
LogiCORE IP Color Correction Matrix v1.0
  • Initial release in ISE Design Suite 11.1
New Features
  • Programmable matrix coefficients
  • Selectable processor interface
    • EDK pCore
    • General Processor
    • Constant
  • CMY input to RGB output color conversion
  • Configurable 8, 10, and 12-bit input and output
  • Independent clipping and clamping control
  • Delay match support for up to 3 sync signals
  • Efficient use of the XtremeDSP Slice
  • ISE 11.1 design tools support
Bug Fixes
  • N/A
Known Issues
  • (Xilinx Answer 32340) - Why does my Image Pipe Video IP cores fail to update the netlist when the parameters or the license are changed, but the component name remains constant?
  • (Xilinx Answer 33581) - Why is the output simulation netlist for my design encrypted, and only readable by ISE Simulator?
  • (Xilinx Answer 33872) - "ERROR:sim - An IP generation script exited abnormally. Error found during generation."
  • (Xilinx Answer 35130) - Why do I get the following error when generating with a Design Linking License? "ERROR:sim - Error: Netgen failed for v_cfa_v1_0.vhd. ERROR:NetListWriters:380 - The design contains secured core."
  • (Xilinx Answer 35433) - Why are all of my Color Correction Matrix elements converted to integers if I have set only one of them to an integer?

Linked Answer Records

Child Answer Records

Associated Answer Records

AR# 32132
Date Created 03/10/2009
Last Updated 10/08/2012
Status Active
Type Release Notes
IP
  • Color Correction Matrix