We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 32209

Embedded Tri-mode Ethernet MAC Wrapper (Virtex-4) v4.7 - Release Notes and Known Issues for ISE 11.1


This Answer Record contains the Release Notes for the LogiCORE Embedded Tri-mode Ethernet MAC Wrapper v4.7 that was released in the ISE 11.1 and includes the following:  


- New Features 

- Bug Fixes 

- Known Issues  


For installation instructions, general CORE Generator known issues, and design tools requirements, see the IP Release Notes Guide at: 



New Features 


- ISE 11.1 software support 


Resolved Issues 


- For better timing closure, clock management for RGMII and GMII RX interfaces changed to use DCMs 

- (Xilinx Answer 32186) 16-bit 1000BASE-X Verilog RX FIFO could incorrectly overflow. 


Known Issues 


(Xilinx Answer 31860) Virtex-4, Virtex-5 Embedded Tri-Mode Ethernet MAC - Problems switching from 10/100 Mbps to 1G GMII operation 

(Xilinx Answer 30574) Embedded Tri-mode Ethernet MAC Wrapper (Virtex-4) - Loopback might fail in 1000BASE-X or SGMII mode 

(Xilinx Answer 32544) Embedded Tri-mode Ethernet MAC Wrapper (Virtex-4) v4.7 - Implementation of MII interface might fail in MAP due to IO banking rules 

(Xilinx Answer 33045) Embedded Tri-mode Ethernet MAC Wrapper (Virtex-4) v4.7 - When using SGMII example design failures are seen in implementation  

(Xilinx Answer 33456) Embedded Tri-Mode Ethernet MAC - The final byte of the Frame Check Sequence (FCS) is duplicated for some transmitted frames 

(Xilinx Answer 33386) 11.3 CORE Generator software - Licenses for certain free cores are now part of the software install

AR# 32209
Date Created 04/21/2009
Last Updated 05/23/2014
Status Archive
Type General Article