UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 32263

11.1 EDK - Attempting to generate VHDL/Verilog Template for XMP file causes project to become out of date in an ISE project

Description

I have my EDK design instantiated in an ISE project. I have already synthesized and implemented my EDK project in ISE. I now change my instantiation template from VHDL to Verilog (or from Verilog to VHDL). My EDK project is now re-synthesizing and re-implementing.

Why did the change in the template language cause my project to rebuild?

Solution

When an EDK project is instantiated in an ISE project, the EDK project receives its preferred HDL setting from ISE's language template setting. When the language template setting is changed, an EDK source file (the platgen.opt file) is changed, thus necessitating a rebuild of the EDK project.

AR# 32263
Date Created 04/13/2009
Last Updated 12/15/2012
Status Active
Type General Article