UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 32321

10.1.03, System Generator for DSP - Why do I receive errors in behavioral simulation for port mismatches on my shared memory blocks?

Description

When I create a shared memory which is either "read only" or "write only", I receive errors during behavioral simulation for port mismatches. Why?

Solution

This is because of a known issue where the additional ports are not properly connected when these modes are used. To work around this issue, set the shared memory block to "read and write" mode and tie the unused ports off to constant values. 

 

This issue is resolved in System Generator for DSP 11.1.

AR# 32321
Date Created 03/30/2009
Last Updated 05/23/2014
Status Archive
Type General Article