UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 32322

10.1 EDK SP3, FSL_v20_2_11_a - Data is lost occasionally in a synchronous block RAM implementation

Description

Why is my data lost occasionally when the FIFOs are implemented using block RAM?

Solution

This issue can only occur for simultaneous read and write with one word in the FIFO for a synchronous block RAM implementation, and will be fixed in the next version of 'fsl_v20_v2_11_b' in EDK 11.2, scheduled for release later this year. 

 

To work around this issue in EDK 10.1, use the patch included with this Answer Record. 

 

1. Download the patch from: 

http://www.xilinx.com/txpatches/pub/applications/misc/ar32322.zip
 

2. Extract the archive to the local pcores folder of your project, <Project>\pcores\ 

 

3. Clean the generated files and re-implement the design.

AR# 32322
Date Created 03/27/2009
Last Updated 05/23/2014
Status Archive
Type General Article