32325

Keywords: TA, TRCE, CRC, CRC64, 325MHz, 325 MHz, 270MHz, 270 MHz

Why does Timing Analyzer fail to issue a Max Period Warning when I use a CRC32 component?

This is an issue with Timing Analyzer; the CRC components characterization information is not available to TRACE, consequently, TRACE is unable to check against the allowed operating frequencies of the CRC components.

Please follow the specifications outlined in the "Virtex-5 FPGA Data Sheet: DC and Switching Characteristics Product Specification (DS202):
http://www.xilinx.com/support/documentation/data_sheets/ds202.pdf

AR# 32325
Date Created	04/07/2009
Last Updated	04/10/2009
Status	Active
Type

AR# 32325 11.1 Known Issue - Timing Analysis, Virtex-5 - Why does Timing Analyzer fail to issue a Max Period Warning when I use a CRC32 component?

Description

Solution

Actions

All Programmable Technologies and Devices

New Connectivity Kit for High-Bandwidth and High-Performance Applications

Mobile Access for Forums

Kintex-7 FPGA KC705 Evaluation Kit

All Programmable Technologies and Devices

AR# 32325 11.1 Known Issue - Timing Analysis, Virtex-5 - Why does Timing Analyzer fail to issue a Max Period Warning when I use a CRC32 component?

Description

Solution

Actions