We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 32339

11.1 System Generator for DSP - Why do I receive "ERROR:NgdBuild:604..." in ISE Project Navigator after regenerating my System Generator project?


When I run Implementation in ISE, I receive the following error if I have a System Generator project (.SGP) as one of my sources in my ISE project:

"ERROR:NgdBuild:604 - logical block 'u_mac_fir' with type 'mac_fir_cw' could not be resolved. A pin name misspelling can cause this, a missing edif or ngc file, or the misspelling of a type name. Symbol 'mac_fir_cw' is not supported in target 'virtex5'."

I am also unable to launch "Manage System Generator Design" from Project Navigator.


This problem is due to a known issue in Project Navigator.

To work around this issue, any time you make a change to your System Generator model and regenerate the HDL Netlist, run "Project > Cleanup project files" from the ISE Project Navigator menu.

This issue is scheduled to be fixed in a future release.

AR# 32339
Date Created 03/27/2009
Last Updated 12/15/2012
Status Active
Type General Article