We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 3235

F1.4, FPGA Express 2.0: Inverting Pin on HDL instantiation does not work


Keywords: FPGA Express, 1.2, 2.0, instantiate, invert, <>

Urgency: Standard

When instantiating a cell within HDL (VHDL or Verilog) to be compiled by
FPGA Express, if a user inverts the signal in the port map, the pin is renamed
in bus style. For example

STARTUP U1 (.GSR(!reset));

would give a pin named GSR<0>. This will cause connectivity problems with the
instantiated block.


The workaround is to have an intermediate signal to invert the reset signal
before the pin assignment. Example:

foo = !reset;
STARTUP U1 (.GSR(foo));
AR# 3235
Date Created 12/22/1997
Last Updated 03/19/2000
Status Archive
Type General Article