Keywords: Logic, analyzer, JTAG, VIO, ILA, ICONWhen I add ChipScope cores to my design, I cannot probe signals in some IP cores.Why am I unable to do this?