UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 32465

11.1 System Generator for DSP - Why do I receive an error during simulation or model update when my EDK PCORE System Generator design does not have a System Generator token at the top level of the model?

Description

My System Generator design contains the EDK Processor block; however, when I run a simulation or perform a model update (Ctrl-D), I receive an error message.

Solution

This is due to a known issue with the 11.1 System Generator release and will be fixed in the next release of the software. 

 

This issue is known to affect the Digital Pre-Distortion (DPD) System Generator reference design provided with XAPP 1128.

AR# 32465
Date Created 04/10/2009
Last Updated 05/23/2014
Status Archive
Type General Article