We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 32470

11.1 Known Issue - Timing Analyzer - Does not analyze paths through Virtex-5 Block Ram


I have instantiated a Virtex-5 BRAM36 primitive and I am not able to see the paths from BRAM analyzed in my timing report. Am I doing anything incorrectly?


Timing Analyzer has a known issue with analyzing paths from a Virtex-5 BRAM36 primitive. A possible work-around is to create your block RAM with CORE Generator.

This issue is scheduled to be fixed in 11.2.

AR# 32470
Date Created 04/10/2009
Last Updated 12/15/2012
Status Active
Type General Article