UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 32505

11.1 Timing Analyzer - Cross-probing with Timing Analyzer into FPGA Editor is causing warnings

Description

When I cross-probe into FPGA Editor from Timing Analyzer, I receive several warnings and the cross-probing does not work. The warnings look similar to the following:

"WARNING:InterToolCommunication:23 - The Xilinx TCL command interpreter communicating with a Xilinx tool returned the following: "error writing "sock2972": connection reset by peer" "XilItc::Send {XilItc::Highlight clearall -all -sender {Timing Analyzer}}""

"WARNING:InterToolCommunication:23 - The Xilinx TCL command interpreter communicating with a Xilinx tool returned the following: "error writing "sock2972": connection reset by peer" "XilItc::Send {XilItc::Collection -begin; XilItc::Highlight highlight -bel {COUNTNUM_0} -sender {};XilItc::Highlight highlight -net {COUNTNUM_0} -sender {};XilItc::Highlight highlight -bel {Mcount_COUNTNUM_xor<3>1} -sender {};XilItc::Highlight highlight -bel {COUNTNUM_3} -sender {};XilItc::Collection -end }""

Solution

This issue seems to occur when FPGA Editor is launched from Timing Analyzer, closed, and launched again.

To prevent this from occurring, perform all cross-probing in a single session of FPGA Editor.

To work around this issue, save all current timing analysis, close Timing Analyzer, re-open Timing Analyzer, and launch FPGA Editor again by clicking on Launch FPGA Editor. Cross-probing should work correctly until FPGA Editor is closed.

This issue is scheduled to be fixed in the next major release of the software.

AR# 32505
Date Created 06/05/2009
Last Updated 12/15/2012
Status Active
Type General Article