UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 32506

10.1 ChipScope Pro, IBERT - Measured power from IBERT design is more than expected from power estimator spreadsheet

Description

The IBERT design is not using all of the MGTs in the design, yet the power consumption of the device is much larger than expected. 

 

What is causing the extra power consumption from the Virtex-4 device?

Solution

In the Virtex-4, all of the MGTs on your device will be powered and active regardless of how many MGTs you are using in your IBERT design. This will cause your device to draw larger than expected power since all MGTs will be active. For a true indicator of the power consumed in your design the estimator should be used on the actual design not the IBERT test design. 

 

This condition does not apply to the Virtex-5 GTPs and GTXs.

AR# 32506
Date Created 04/16/2009
Last Updated 05/23/2014
Status Archive
Type General Article