We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 32539

XAUI v8.1 and earlier - Data errors occur when Virtex-5 GTX RocketIO is used during asynchronous operation


Xilinx has determined that the Clock Correction feature of the Virtex-5 GTX transceiver can cause data corruption on the Receiver when a clock correction sequence is skipped or added. The XAUI core is effected by this issue because it must use a clock correction sequence length of 1 byte to adhere to the IEEE 802.3 standard.


To work around this issue, it is possible to either use synchronous clocking or a fabric clock correction module. A full description of this issue and work-around is available in (Xilinx Answer 32164).

AR# 32539
Date Created 04/21/2009
Last Updated 12/15/2012
Status Active
Type General Article