We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 32616

10.1 EDK, xps_intc_v1_00_a - Interrupt controller occasionally does not register edge-sensitive interrupts


When using the xps_intc_v1_00_a interrupt controller with an edge-sensitive interrupt input, interrupts are not captured.


The failure to capture interrupts is caused by a synchronization bug in the capture logic. This issue has been fixed in the most recent version of the interrupt controller, xps_intc_v2_00_a, released in EDK 11.1.

AR# 32616
Date Created 05/01/2009
Last Updated 12/15/2012
Status Active
Type General Article