UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 32627

SPI-4.2 v9.1 - Sink core might not align or go in frame in VCS simulation

Description

The SPI-4.2 v9.1 Sink core might not lock to the data stream or go in frame during VCS simulation due to pulse swallowing.

Solution

To avoid this issue, the VCS switch "+transport_int_delays" should be added to the VCS command line as follows: 

 

vcs +no_notifier \ 

+neg_tchk \ 

-debug -PP \ 

+transport_path_delays +pulse_e/0 +pulse_r/0 \ 

+transport_int_delays +pulse_int_e/0 +pulse_int_r/0 \ 

-sdf max:pl4_demo_testbench.pl4_wrapper0:../../implement/results/routed.sdf \ 

pl4_demo_testbench glbl 

 

This command line switch will be added to the SPI-4.2 v9.2 core example design simulation script in the next release. 

 

Revision History 

 

05/04/2009 - Initial Release

AR# 32627
Date Created 05/04/2009
Last Updated 05/23/2014
Status Archive
Type General Article