We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 32715

11.1 Timing - Why do I see analysis performed on the incorrect clock edge?


I am using a DCM to generate negative phase adjustments, and I see timing analysis performed on the incorrect clock edge. 


How can I correct this issue?


This is a known issue and is expected to be fixed in the next major release of software. 


The problem is related to the PERIOD constraint translation through the DCM. 


A work-around is to add a related PERIOD constraint to the output of the DCM that has the appropriate phase shift associated with the correct OFFSET IN/OUT with RISING / FALLING keyword.

AR# 32715
Date Created 06/10/2009
Last Updated 05/21/2014
Status Archive
Type General Article