UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 32750

11.1 EDK, MPMC v5.00.a - MPMC PLB ports show coherency issue, data read before fully written

Description

When using the PLB PIM with the MPMC, the Sl_MBusy signal is not asserted, even though the data has not been completely transferred to external memory. This can cause a port coherency issue when using EIEIO or Sync instructions to complete outstanding transactions before continuing instruction.

Solution

A manual workaround is to perform a read across the same port before continuing execution. This way the write will have completed across the memory, as all transactions across a particular port are in order. 

 

This issue is planned to be resolved in the newest MPMC version in EDK 11.3.

AR# 32750
Date Created 05/22/2009
Last Updated 05/23/2014
Status Archive
Type General Article