We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 32757

LogiCORE CPRI v2.2 - Release Notes and Known Issues for 11.2


This Answer Record contains the Release Notes for the LogiCORE CPRI v2.2 Core, released in the ISE 11.2, and includes the following: 


- New Features 

- Bug Fixes  

- Known Issues 


For installation instructions, general CORE Generator known issues, and design tools requirements, see the IP Release Notes Guide at: 



New Features  


- ISE 11.2 support added 

- Virtex-6 support added 


Resolved Issues  


(Xilinx Answer 32517) LogiCORE CPRI v2.1 - When using Virtex-5 FXT, the second GTX value for attribute PMA_CDR_SCAN is not optimal  


(Xilinx Answer 32645) LogiCORE CPRI v2.1 - Virtex-5 FXT - Missing constraint in Example Design UCF 


- IR 519309: Master core CDC FIFO does not infer block RAM in Virtex-6. 


- IR 490086: Possibility of first RX Strobe arriving earlier than expected. 


- IR 473738: Slave toggles TX inhibit at startup. 


Known Issues 


- Virtex-6 solutions are pending hardware validation. 


-Software Support for the Virtex-6 Lower Power parts was added in this release, but the CPRI core does not yet support these devices and cannot be generated from CORE Generator targeting Virtex-6 Lower Power. Pending further testing support for Virtex-6 Lower Power parts is planned for 11.3. In order to work around this issue, you can set your project to target an equivalent Virtex-6 LXT device which will allow you to generate the IP.

Linked Answer Records

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
36969 LogiCORE IP CPRI - Release Notes and Known Issues N/A N/A
AR# 32757
Date Created 06/05/2009
Last Updated 05/23/2014
Status Archive
Type General Article