We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 32760

LogiCORE Ethernet AVB Endpoint v2.1 - Release Notes and Known Issues for ISE 11.2


This Answer Record contains the Release Notes for the LogiCORE Ethernet AVB Endpoint v2.1, which was released in ISE 11.2 and includes the following: 


- General Information 

- New Features  

- Resolved Issues  

- Known Issues  


For installation instructions, general CORE Generator known issues, and design tools requirements, see the IP Release Notes Guide at: 



General Information 


The following are Generated out of CORE Generator: 

- Ethernet AVB Endpoint core netlist 

- Example design HDL top-level and associated HDL files 

- Demonstration test bench to exercise the example design 

- Documentation Directory containing Data Sheet, Getting Started Guide, and User Guide 


New Features 


- ISE 11.2 software support 

- Virtex-6 support 

- Spartan-6 support 

- IEEE802.1 AS Specification updates 


Resolved Issues 


- None 


Known Issues 


- Virtex-6 and Spartan-6 solutions are pending hardware validation. 


-Software Support for the Virtex-6 Lower Power parts was added in this release, but the Ethernet AVB Core does not yet support these device and cannot be generated from CORE Generator targeting Virtex-6 Lower Power. Pending further testing, support for Virtex-6 Lower Power parts is planned for 11.3. In order to work around this issue, you can set your project to target an equivalent Virtex-6 LXT device which will allow you to generate the IP. 


(Xilinx Answer 33107) LogiCORE Ethernet AVB Endpoint v2.1 - Timing failures seen in some Spartan 3/3A/3ADSP implementations

AR# 32760
Date Created 06/05/2009
Last Updated 05/23/2014
Status Archive
Type General Article