We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 32763

LogiCORE Ethernet Statistics v3.2 - Release Notes and Known Issues for ISE 11.2


This Answer Record contains the Release Notes for the LogiCORE Ethernet Statistics v3.2 Core, which was released in ISE 11.2, and includes the following: 


- New Features 

- Bug Fixes  

- Known Issues 


For installation instructions, general CORE Generator known issues, and design tools requirements, see the IP Release Notes Guide at: 



New Features 


- Virtex-6 support 


- Spartan-6 support 


- Support for Embedded MACs with clock enables 


Resolved Issues 


- None 


Known Issues 


- Virtex-6 and Spartan-6 solutions are pending hardware validation. 


-Software Support for the Virtex-6 Lower Power parts was added in this release, but the Ethernet Statistics Core does not yet support these device and cannot be generated from CORE Generator targeting Virtex-6 Lower Power. Pending further testing support for Virtex-6 Lower Power parts is planned for 11.3. In order to work around this issue, you can set your project to target an equivalent Virtex-6 LXT device which will allow you to generate the IP. 


(Xilinx Answer 33110) LogiCORE Ethernet Statistics v3.2 - Change to testbench needed to run Spartan-6 Example Design timing simulation  


(Xilinx Answer 33111) LogiCORE Ethernet Statistics v3.2 - Error regarding no matching objects found seen in the example design timing simulation

AR# 32763
Date Created 06/05/2009
Last Updated 05/23/2014
Status Archive
Type General Article