UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 32768

Serial RapidIO v5.3 - Release Notes and Known Issues for ISE 11.2

Description

This Release Notes and Known Issues Answer Record is for the Serial RapidIO v5.3 Core, which was released in ISE 11.2 and contains the following information:

- New Features

- Bug Fixes

- Known Issues

For installation instructions, general CORE Generator known issues, and design tools requirements, see the IP Release Notes Guide at:

http://www.xilinx.com/support/documentation/ip_documentation/xtp025.pdf

Solution

New Features

- ISE 11.2 Support

- Virtex-6 Verilog support

Resolved Issues in v5.3

- None

Known Issues in v5.3

- Virtex-6 solutions are pending hardware validation.

- (Xilinx Answer 32614) PHY does not pass CRF bit correctly on RX frames

- Version to be fixed: v5.4

- CR# 519603

- (Xilinx Answer 32195) Virtex-4 FXT 3.125G, 4x Core might not meet timing

- Version to be fixed: v5.4

- CR# 506364

- (Xilinx Answer 32188) Virtex-5 FXT Core might show data errors and "input-error stopped" state

- Version to be fixed: v5.4

- CR# 510781 - Virtex-5 GTX clock compensation logic might corrupt post 8b/10b data.

- (Xilinx Answer 32122) Re-Transmit Suppression Support bit set incorrectly as 1'b0

- Version to be fixed: v6.0

- CR# 507334

- (Xilinx Answer 32063) Buffer layer might corrupt single-cycle RX packets

- Version to be fixed: v6.0

- CR# 498073

- (Xilinx Answer 32316) If 16-bit Device IDs are used, treq_vld_n can assert before treq_sof_n on an SWRITE

- Version to be fixed: Fix Not Scheduled

- CR# 514611

- (Xilinx Answer 30023) Virtex-4, Virtex-5 LXT/SXT, and Virtex-5 FXT core configurations are unable to train down to x1 mode in Lane 2. Traindown in Lane 0 works successfully, but the Virtex-4, Virtex-5 LXT/SXT, and Virtex-5 FXT configurations are unable to Traindown in Lane 2. The RocketIO transceivers only allow Traindown to the channel bonding master.

- Version to be fixed: Fix Not Scheduled

- CR# 457109.

- (Xilinx Answer 30021) Core reinitialization during error recovery causes recoverable protocol error. This is a corner condition that could occur if the core is forced to reinitialize (i.e., - force_reinit) while it is in the process of error recovery. If this condition occurs, packets will be sent during recovery's quiet period. This situation is recoverable.

- Version to be fixed: Fix Not Scheduled

- CR# 457885

- (Xilinx Answer 29522) Post-Synplicity synthesis implementation runs might exhibit UCF failures. Synplicity generated net names are not consistent with XST generated names and might not be consistent between core types. The ".ucf" file must be edited in these failure cases.

- Version to be fixed: Fix Not Scheduled

- CR# 447782

- (Xilinx Answer 24982) PNA cause field might occasionally reflect a reserved value. The cause field is for debug purposes only and will not affect functionality. Occurrence is rare and requires alignment of multiple control symbols.

- Version to be fixed: Fix Not Scheduled

- CR# 436767

(Xilinx Answer 24970) Control Symbols might be lost on reinit. This is an unusual and ultimately recoverable error. Set the Additional Link Request Before Fatal value on the Physical Configuration page of the GUI to "4" in order to prevent a lost Link Request or Link Response from causing the core to enter the port error state.

- Version to be fixed: Fix Not Scheduled

- CR# 436768

(Xilinx Answer 24968) Logical Rx does not support core side stalls. The Rx buffer must provide packets to the logical layer without buffer induced stall cycles. The buffer reference design provided with the core is a store and forward buffer and complies with this rule.

- Version to be fixed: Fix Not Scheduled

- CR# 436770

(Xilinx Answer 33193) Virtex-6 1.25 Gbs simulations fail because the MMCM_ADV Unisim Model does not handle fractional values correctly

-CR# 527725

-Vertsion to be fixed: 5.4

(Xilinx Answer 33194) Serial RapidIO - Virtex-6 comma alignment set to align on even byte boundaries only

-CR# 525309

-Version to be fixed: Fix Not Scheduled

Revision History

07/23/2009 - Added 33193 and 33194

06/24/2009 - Initial Release

AR# 32768
Date Created 06/10/2009
Last Updated 12/15/2012
Status Active
Type General Article