^
Advanced Search

AR# 32803 11.2 & 11.1 EDK, xps_mailbox_v1_00_a - Mailbox core fails in timing when 2 PLBv46 buses are running at different clock speeds

Description

There is an error in the TCL code that generates timing constraints for the mailbox. However, it looks like there is a problem with synthesis (XST) causing a timing error.

Solution

This issue has been fixed in the latest xps_mailbox, and is available in EDK 11.3.

EDK 11.3 is available at:

http://www.xilinx.com/xlnx/xil_sw_updates_home.jsp

Actions

AR# 32803
Date Created 06/01/2009
Last Updated 12/15/2012
Status Active
Type General Article
Feed Back