UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 32810

11.3 System Generator for DSP - My data does not appear downsampled when I use "first value of frame" with a latency of 0 with the downsample block. Why?

Description

My data does not appear downsampled when I use "first value of frame" with a latency of 0 with the downsample block. Why?

Solution

When the downsample block is used with the option 'First value of frame' with a latency of 0, the design creates a combinatorial path between the two clock domains as the downsample circuit itself contains no register.

As a result, the signal on the output of the downsample block in question is still at the rate of the original domain until it is registered in the new domain. If this signal is driven to Simulink blocks (not Xilinx Blockset blocks), they will still be sampled at the higher rate.

Using the block in this nature is poor design practice because it can produce unpredictable results. The output of this block should be immediately driven into a System Generator block which registers the signal in the new domain.

AR# 32810
Date Created 06/02/2009
Last Updated 12/15/2012
Status Active
Type General Article