We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 32841

11.2 EDK, fsl_v20_v2_11_a - FSL V20 core doesn't handle fifo sizes which is not 2^n.


FSL V20 core don't handle fifo sizes which is not 2^n for synchronous FIFO.

It will set the FIFO depth to the lower 2^n value.


This has been fixed in the latest FSL V20 core, and is available in EDK 11.2.

EDK 11.2 is available at:


AR# 32841
Date Created 06/05/2009
Last Updated 09/27/2010
Status Archive
Type General Article