UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 32873

MIG Virtex-6 FPGA DDR2/DDR3 - False memory model violations might occur in simulation

Description

The OCB functionality in the MIG Virtex-6 FPGA DDR2/DDR3 SDRAM design causes small clock phase adjustments to be made dynamically.

The phase adjustments can be a few taps (10's of ps in scale).

If you are running at a boundary frequency case, (for example a clock period of 15.000 ns) one of the phase adjustments can adjust the clock to occur 14.956 ns away from the last clock edge.

A memory model checker could cause an error because it expects tWR to be 15 ns and 14.956 violates this specification.

Solution

Simulations could generate false memory model errors in these situations. 

Errors that occur due to dynamically adjusted clock phases in these boundary frequency cases can be ignored, as this is not an issue in a real system (hardware).  

To prevent these errors, increase the clock period by one step of the minimum resolution.

AR# 32873
Date Created 06/09/2009
Last Updated 08/20/2014
Status Active
Type General Article
Devices
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LX
  • More
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Less
IP
  • MIG