UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 32988

FIFO Generator v5.2 - Virtex-6 Built-In FIFOs targeting FIFO36E1 primitives fail to generate

Description

A FIFO Generator v5.2 core targeting a Virtex-6 Built-In FIFO might fail to generate, with the following error message:

"ERROR:coreutil - XST has returned an error: ERROR:Xst:1631 - Data Corruption(Timing): Required time traversal failed on sequential element U0/gbiv5.bi/v6_fifo.fblk/gextw[1].inst_extd/gchain.gp1[2].gbldl.inst_prim/gf36e1_inst.sngfifo36e1:WREN(FIFO36E1)"

Solution

This issue will be fixed in the next release of the tools in ISE 11.3. Currently, the only work-around is to target a block RAM-based FIFO.

Revision History

07/06/2009 - Initial Release

AR# 32988
Date Created 07/06/2009
Last Updated 12/15/2012
Status Active
Type General Article