We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33017

Spartan-6 FPGA Clocking - PLL simulation may be incorrect when using CLKOUT0 feedback with ISE 11.2 Design Suite Software


When using the ISE 11.2 software, the simulation of the PLL CLKOUT0 output may not be correct. This issue is fixed in ISE 11.3 and later software.


In ISE 11.2 software, the CLKOUT0 output frequency may simulate incorrectly if you are also using CLKOUT0 for feedback. The frequency may be higher or lower than expected, so it cannot be relied upon for timing simulations.

This issue has been fixed beginning in the ISE 11.3 Design Suite software.
AR# 33017
Date Created 06/22/2009
Last Updated 12/15/2012
Status Active
Type General Article
  • Spartan-6 LX
  • Spartan-6 LXT
  • ISE Design Suite - 11.2
  • PLL Module