We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33043

Virtex-6 Embedded Tri-mode Ethernet MAC Wrapper v1.2 - Error Place:1153 - A clock IOB / BUFGCTRL pair not placed at optimal site


When implementing the Virtex-6 Embedded Tri-mode Ethernet MAC Wrapper in 11.2, the following error has occasionally been seen:

ERROR:Place:1153 - A clock IOB / BUFGCTRL clock component pair have been found that are not placed at an optimal clock IOB / BUFGCTRL site pair.


This error message results from the placer not finding an optional location. This error can be resolved by LOCing the clock pin in the error message to a specific legal location. This issue will be resolved in 11.3.

AR# 33043
Date Created 06/24/2009
Last Updated 12/15/2012
Status Active
Type General Article