AR# 33046 Virtex-6 Integrated Block Wrapper v1.2 for PCI Express - In x8 Gen 2 Mode, TLP May be Dropped on Transmit Interface when Buffers are Full

Description
Solution

Known Issue: v1.2

When operating in x8 Gen 2 Mode, a TLP maybe dropped on the transmit interface if the user attempts to transmit a TLP when the internal buffers are full.

This issue is fixed in the v1.2.1 patch. This patch is available from (Xilinx Answer 32742)

For other Virtex-6 Integrated Block Wrapper v1.2 and v1.2.1 for PCI Express Known Issues and Release Notes, see (Xilinx Answer 32742).

Revision History

06/25/2009 - Initial Release

Actions

Print

AR# 33046
Date Created	06/25/2009
Last Updated	08/06/2010
Status	Active
Type
IP	Virtex-6 FPGA Integrated Endpoint Block for PCI Express

Feed Back

All Programmable Technologies and Devices

New Connectivity Kit for High-Bandwidth and High-Performance Applications

Mobile Access for Forums

Kintex-7 FPGA KC705 Evaluation Kit

All Programmable Technologies and Devices

AR# 33046 Virtex-6 Integrated Block Wrapper v1.2 for PCI Express - In x8 Gen 2 Mode, TLP May be Dropped on Transmit Interface when Buffers are Full

Description

Solution

Actions