UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33047

Virtex-6 Integrated Block Wrapper v1.2 for PCI Express - In x8 Gen 2 Mode, on Block Interface trn_teof_n Not Asserting With trn_tsrc_dsc_n

Description


Known Issue: v1.2



When operating in x8 Gen 2 mode, the 128-bit interface wrapper does not assert trn_tsrc_dsc_n in conjunction with trn_teof_n. Packet will not be disconnected if this happens.

Solution


This issue is fixed in the v1.2.1 patch. This patch is available from (Xilinx Answer 32742)



For other Virtex-6 Integrated Block Wrapper v1.2 and v1.2.1 for PCI Express Known Issues and Release Notes, see (Xilinx Answer 32742).



Revision History

06/25/2009 - Initial Release
AR# 33047
Date Created 06/25/2009
Last Updated 08/06/2010
Status Active
Type ??????
IP
  • Virtex-6 FPGA Integrated Endpoint Block for PCI Express