We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 3308

FPGA Express 2.0: Turbo Mode may cause Alliance version of FPGA Express to crash


Keywords: FPGA Express, 2.0, Alliance, fe.ctl, Synopsys, crash

Urgency: Hot

General Description:
The Alliance version of FPGA Express 2.0 may crash in the turbo mode when it
encounters specific HDL constructs. Turbo mode is enabled by default.
Two such constructs are:

a) very complex CASE or IF statments. An example is if the width of the
condition is larger than 32 bits

b) PROCESS which have two sequential IF statments, sequentially describing two
async resets

These constructs are legal HDL, but the turbo mode of the Express compiler
does not handle them properly.

The Alliance version is the version sold directly by Synopsys, not the
Foundation Express version distributed by Xilinx. Foundation Express 2.0
will consist of a patched version of FPGA Express 2.0 that does not exhibit
this problem. This patch will be available to Alliance customers soon.


The workaround is to disable the turbo mode. To do so, place a file called
fe.ctl in your Express project directory (the same directory as the .EXP file).
The fe.ctl file can be found at:

AR# 3308
Date Created 01/16/1998
Last Updated 10/04/1999
Status Archive
Type General Article