UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33108

LogiCORE Ethernet 1000BASE-X PCS/PMA or SGMII v10.2 - Timing failures seen for some Spartan-3 SGMII TBI implementations

Description

Timing failures seen for some Spartan-3 SGMII TBI implementations, when targeting Spartan-3 with the LogiCORE Ethernet 1000BASE-X PCS/PMA or SGMII v10.2 core with the following options:

standard=SGMII

physical_interface=TBI

management_interface=true

auto_negotiation=false

Solution

The design is capable of meeting timing, and if MAP/PAR is re-run with anything different (a slight change in the customer design, a different seed, etc), then it should meet timing.

New ISE tools such as smartexplorer should help to achieve timing closure.

Failures have not been seen when generating the core to target a different family or using different core configuration options.

AR# 33108
Date Created 07/08/2009
Last Updated 12/15/2012
Status Active
Type General Article