We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33111

LogiCORE IP Ethernet Statistics v3.x and LogiCORE IP Tri-Mode Ethernet MAC v4.x - Error regarding "No objects found matching..." in the example design timing simulation


Occasionally, an error similiar to the following might occur when running the example design timing simulation:

# ** Error: (vish-4014) No objects found matching '/testbench/dut/host_addr_reg'


These errors can be safely ignored.

This is not a design issue and the result of the simulation is not affected (simulations pass). This error is due to the fact that the script is attempting to display internal design nets in the wave window. However, signal naming post PAR can vary, and in the failing designs these nets have been assigned alternative names.

AR# 33111
Date Created 07/08/2009
Last Updated 12/15/2012
Status Active
Type General Article