AR# 33113 11.2 Timing Analyzer - Autogenerated constraints report incorrect value for clk to pad

Description
Solution

Keywords: Timing, Analyzer, Autogenerated, incorrect, Virtex5, Virtex-5

When trying to analyze the design against Auto-generated timing constraints for a Virtex-5 design, I find that the clk to pad value in the data sheet report is incorrectly reported.

Is this a known issue?

This issue is a known issue. The work-around would be to use End Point Analysis within Timing Analyzer.

Actions

Print

AR# 33113
Date Created	08/06/2009
Last Updated	08/06/2009
Status	Active
Type

Feed Back

All Programmable Technologies and Devices

New Connectivity Kit for High-Bandwidth and High-Performance Applications

Mobile Access for Forums

Kintex-7 FPGA KC705 Evaluation Kit

All Programmable Technologies and Devices

AR# 33113 11.2 Timing Analyzer - Autogenerated constraints report incorrect value for clk to pad

Description

Solution

Actions