We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33119

11.1 EDK, ppc440mc_ddr2 - DDR2 200 microseconds initialization time violated when TREFI is less than 7.8 microseconds


When using the ppc440mc_ddr2 memory controller with a TREFI timing parameter less than 7.8 microseconds, the required 200 microseconds initialization time is violated. TREFI might need to be set to 3.9 microseconds for some industrial DDR2 parts.

This issue can lead to intermittent DDR2 device behavior. How do I resolve this issue?


This issue is fixed in the latest ppc440mc_ddr2 core. The first version containing this fix is ppc440mc_ddr2_v2_00_b, released in EDK 11.2.

AR# 33119
Date Created 07/09/2009
Last Updated 12/15/2012
Status Active
Type General Article