We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33126

Virtex-6 Block RAM - Why don't the maximum frequency limitations listed in the data sheet match what the software allows?


The 11.2 ISE design tools allow the maximum frequency of the Virtex-6 block RAM in certain modes to be higher than what is listed in the Virtex-6 data sheet.

Is the data sheet correct?


The 11.2 Timing software does not match the Virtex-6 data sheet values for maximum block RAM frequency in True Dual Port Read First, Simple Dual Port, and Cascaded Read First block RAM modes. The Virtex-6 data sheet, v1.0 and higher, has the correct values.

Software will be updated in the next release, 11.3.
AR# 33126
Date Created 07/13/2009
Last Updated 03/08/2011
Status Archive
Type General Article