UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33138

11 EDK - How do I remove BUFG used in the MDM core?

Description

Keyword: HDL, global, buffer, clock, clk

How can I remove all BUFG's that are used for the MDM core?

Solution

1. Make a local copy of the MDM and open the mdm.vhd

2. Add the following line right before the beginning of the architecture (around line 522):

attribute buffer_type of drck_i : signal is "none";

3. Find the following code

//////////////////////////////////////////////

BUFG_DRCK1 : BUFG

port map (

O => drck1,

I => drck1_i

);

-- drck1 <= drck1_i;

BUFG_DRCK : BUFG

port map (

O => drck,

I => drck_i

);

-- drck <= drck_i;

/////////////////////////////////////////////

4. Modify it to

///////////////////////////////////////////

-- BUFG_DRCK1 : BUFG

-- port map (

-- O => drck1,

-- I => drck1_i

-- );

drck1 <= drck1_i;

-- BUFG_DRCK : BUFG

-- port map (

-- O => drck,

-- I => drck_i

-- );

drck <= drck_i;

AR# 33138
Date Created 07/23/2009
Last Updated 12/15/2012
Status Active
Type General Article