Main
Home  :  Support  :  Answers  :  Serial RapidIO v5.3 - Virtex-6 FPGA comma alignment set to align on even byte boundaries only

Serial RapidIO v5.3 - Virtex-6 FPGA comma alignment set to align on even byte boundaries only

AR# 33194

Search For Another Answer
Topic IP-RapidIO-Serial
Last Updated 09/09/2009
Status Active
Description

Keywords: RIO, ALIGN_COMMA_WORD

Comma alignment is set to align on even boundaries only. This is a mistake because when alignment occurs, it causes disparity errors which can eventually bring down the link.

Solution

Work around this issue by making the following changes:

In the gtx_wrapper_gtx.v or gtx_wrapper_gtx.vhd files:

.ALIGN_COMMA_WORD (1)

on each MGT instance.

In the gtx_wrapper.xco or gtx_wrapper_vhd.xco:

CSET comma_alignment=Any_Byte_Boundary

Revision History
07/23/2009 - Initial Release
 
 
/csi/footer.htm