UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33213

FIFO Generator v5.2 - Why are the MSBs on the output of my FIFO stuck at a fixed value?

Description

Using FIFO Generator v5.2 or v5.1, if I create a Virtex-4 FPGA or Virtex-5 FPGA BRAM based FIFO, the MSBs of my output are stuck at a fixed value after a certain number of reads from the FIFO. Why?

Solution

An issue has been detected in the FIFO Generator v5.2 and v5.1, whereby the MSBs of the FIFO output can become stuck at a fixed value after a certain number of reads from the FIFO. This issue can occur if a BRAM based FIFO which uses more than one BRAM primitive also uses embedded output registers. If you encounter this issue, you can work around it by not using the embedded output registers of the BRAM. 

 

This issue will be fixed in v5.3 of the FIFO Generator.  

 

Revision History 

07/27/2009 - Initial Release

AR# 33213
Date Created 07/28/2009
Last Updated 05/23/2014
Status Archive
Type General Article