We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33248

Aurora 64B/66B v3.1 - Release Notes and Known Issues for ISE 11.3


This Answer Record contains the Release Notes for the Aurora 64B/66B v3.1 Core, released in ISE 11.3, and includes the following: 


- General Information 

- New Features  

- Bug Fixes 

- Known Issues  


For installation instructions, general CORE Generator known issues, and design tools requirements, see the IP Release Notes Guide at: 



General Information 


The LogiCORE Aurora 64B/66B requires a license to generate and implement the core. There is no charge for this license. 


To generate the license, visit the product page at: 



New Features 


- ISE 11.3 design tools support  

- Virtex-6 LXT/SXT/Lower Power FPGA family support 

- Contract-based license for the core 

- Core Generation information added 



Bux Fixes 


- Transceiver label in GUI modified to XmYn format; for Virtex-6 devices, hover over transceiver selection drop-down for coordinates  

- Updates to Virtex-6 GTX FPGA Attributes 



Known Issues 


- None 





- Virtex-6 device solutions are pending hardware validation 

- Not all combinations of transceiver tiles tested for multilanes 

- Though CORE Generator states "license does not give you access to source code implementing this component," the core will be delivered in HDL as described in the documentation 



Revision History 

Initial Release - 9/16/09

AR# 33248
Date Created 08/06/2009
Last Updated 05/23/2014
Status Archive
Type General Article