UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33257

LogiCORE IP Video On Screen Display (OSD) - Release Notes and Known Issues

Description

This answer record contains the Release Notes and Known Issues list for the CORE Generator software and LogiCORE IP Video On Screen Display Core. 

The following information is listed for each version of the core:

  • New Features
  • Bug Fixes
  • Known Issues

LogiCORE IP Video On Screen Display:

http://www.xilinx.com/products/ipcenter/EF-DI-OSD.htm

Solution

General LogiCORE IP Video On Screen Display Issues


(Xilinx Answer 45913) Does the OSD support different input frame sizes and rates?
(Xilinx Answer 34828) How do I simulate my Video IP pcore in EDK?
(Xilinx Answer 50420) Why are operations limited to even pixel boundaries when using the OSD in 2 channel mode?
(Xilinx Answer 53619) Why does the background change to another color, when a GPU layer is enabled?
(Xilinx Answer 54250) Why does the Windows 32-bit C-Model crash when running the Example 3?


LogiCORE IP Video On Screen Display v5.01.a
  • Initial Release in ISE Design Suite 14.4, Vivado 2012.4
Supported Devices (ISE)
  • All 7 Series Devices
  • All Virtex-6 Devices
  • All Spartan-6 Devices
Supported Devices (Vivado)
  • All 7 Series Devices
New Features
  • Added Auto-generated UCF/XDC constraints
Resolved Issues (ISE)

(Xilinx Answer 51231) Why can I not target the 7 series Lower Power Devices?
(Xilinx Answer 51247) Why did the software driver stop working with my Video On Screen Display (OSD) core after updating to the latest version of the ISE Design Suite?

  • Fixed issues with displaying AXI4-Stream or Graphics controller layers on the top line of the display.
Resolved Issues (Vivado)

(Xilinx Answer 51231) Why can I not target the 7 series Lower Power Devices?
(Xilinx Answer 50909) 2012.2 Vivado Simulator - Why do I receive errors or data mismatches when I attempt to simulate my IP in Vivado Simulator using the behavioral simulation flow?
(Xilinx Answer 51247) Why did the software driver stop working with my Video On Screen Display (OSD) core after updating to the latest version of the ISE Design Suite?

  • Fixed issues with displaying AXI4-Stream or Graphics controller layers on the top line of the display.
  • Fixed GUI Pin Diagrams
  • Fixed C-Model Makefile
Known Issues (ISE)

(Xilinx Answer 57278) What is the valid range for the Global Alpha Value for each layer?
(Xilinx Answer 64661) Why does the AXI Stream reset ARESETn seems to hold all control registers in reset?

Known Issues (Vivado)

(Xilinx Answer 57278) What is the valid range for the Global Alpha Value for each layer?
(Xilinx Answer 64661) Why does the AXI Stream reset ARESETn seems to hold all control registers in reset?


LogiCORE IP Video On Screen Display v5.00.a

  • Initial Release in ISE Design Suite 14.2, Vivado 2012.2

Supported Devices (ISE)

  • All 7 Series Devices
  • All Virtex-6 Devices
  • All Spartan-6 Devices

Supported Devices (Vivado)

  • All 7 Series Devices

New Features

  • Added AXI4-Lite Clock Domain

Bug Fixes

  • N/A

Known Issues (ISE)


(Xilinx Answer 51231) Why can I not target the 7 series Lower Power Devices?
(Xilinx Answer 51247) Why did the software driver stop working with my Video On Screen Display (OSD) core after updating to the latest version of the ISE Design Suite?
(Xilinx Answer 57278) What is the valid range for the Global Alpha Value for each layer?

Known Issues (Vivado)


(Xilinx Answer 51231) Why can I not target the 7 series Lower Power Devices?
(Xilinx Answer 50909) 2012.2 Vivado Simulator - Why do I receive errors or data mismatches when I attempt to simulate my IP in Vivado Simulator using the behavioral simulation flow?
(Xilinx Answer 51247) Why did the software driver stop working with my Video On Screen Display (OSD) core after updating to the latest version of the ISE Design Suite?
(Xilinx Answer 57278) What is the valid range for the Global Alpha Value for each layer?


LogiCORE IP Video On Screen Display v4.00.a

  • Initial Release in ISE Design Suite 14.1, Vivado 2012.1

Supported Devices (ISE)

  • Virtex-7
  • Kintex-7
  • Artix-7
  • Zynq-7000
  • Virtex-6
  • Spartan-6

Supported Devices (Vivado)

  • Virtex-7
  • Kintex-7
  • Artix-7
  • Zynq-7000

New Features

  • ISE 14.1 Design Suite support
  • AXI4-Stream data interfaces
  • Optional AXI4-Lite control interface

Bug Fixes

  • N/A

Known Issues


(Xilinx Answer 51247) Why did the software driver stop working with my Video On Screen Display (OSD) core after updating to the latest version of the ISE Design Suite?


LogiCORE IP Video On Screen Display v3.0

  • Initial release in ISE Design Suite 13.3

Supported Devices

  • Virtex-7
  • Virtex-7 XT (7vx485t)
  • Virtex-7 -2L
  • Kintex-7
  • Kintex-7 -2
  • Virtex-6 XC CXT/LXT/SXT/HXT
  • Virtex-6 XQ LXT/SXT
  • Virtex-6 -1L XC LXT/SXT
  • Spartan-6 XC LX/LXT
  • Spartan-6 XA
  • Spartan-6 XQ LX/LXT
  • Spartan-6 -1L XC LX

New Features

  • ISE 13.3 software support
  • AXI4-Stream input and output interfaces support, replacing VFBC interfaces

Bug Fixes

  • CR592320 - CORE Generator options should be disabled when the pcore interface is selected
  • CR593409 - OSD pcore driver needs to support 10- and 12-bit Alpha and background color
    • The v1.02a device driver only supported 8-bitmode. API that need changes include _GetLayerAlpha(), _SetLayerAlpha(), _SetBackgroundColor() and _GetBackgroundColor().

Known Issues


(Xilinx Answer 47063) Why does the OSD fail to generate if the Bits Per Pixel Color Depth is set to 2?
(Xilinx Answer 47897) How do I write my Font Table into using the GPP Interface?
(Xilinx Answer 51247) Why did the software driver stop working with my Video On Screen Display (OSD) core after updating to the latest version of the ISE Design Suite?


LogiCORE IP Video On Screen Display v2.0

  • Initial release in ISE Design Suite 13.1
Supported Devices
  • Virtex-6 XC CXT/LXT/SXT/HXT
  • Virtex-6 XQ LXT/SXT
  • Virtex-6 -1L XC LXT/SXT
  • Spartan-6 XC LX/LXT
  • Spartan-6 XA
  • Spartan-6 XQ LX/LXT
  • Spartan-6 -1L XC LX
  • Virtex-5 XC LX/LXT/SXT/TXT/FXT
  • Virtex-5 XQ LX/ LXT/SXT/FXT
  • Spartan-3A DSP
New Features
  • Support for 10 and 12-bit Channel Data Width
  • Support for XSVI Data Input connected to one or more layers
  • Removed core_clk and use Parallel Blending Core running at pixel clock rate
Bug Fixes
(Xilinx Answer 33412) Why does the text zoomed to 2x, 4x, or 8x display incorrectly?
(Xilinx Answer 33398) Why do I receive a warning about a missing top level when generating the EDK Pcore interface?
(Xilinx Answer 33582) Why do the function arguments of XOSD_SetBlankPolarity function say priority instead of polarity?
(Xilinx Answer 33907) Why does the GUI allow a height and width range of 8 to 16 for the FONT RAM size?
(Xilinx Answer 34356) Why is the vfbc_wd_clk output always low?
(Xilinx Answer 34380) What is the clk_core port?
(Xilinx Answer 38505) Why do I receive an "XST failed" error when I set Text Options, Number of Strings or String Length to zero?
(Xilinx Answer 36177) Why does the OSD fail to generate when targeting large instruction sizes, string lengths or number of strings, when targeting Spartan-6 or Virtex-6 devices?
(Xilinx Answer 35635) Why is the layer control register in big endian format, instead of little endian format as documented in the data sheet when targeting Spartan-6 or Virtex-6 FPGA?
(Xilinx Answer 38497) Why do I see artifacts around my Text and Boxes, when using the OSD graphics controller in 3 Channel Mode?
(Xilinx Answer 38728) Why is the Video On Screen Display (OSD) so large when I use the pcore interface after applying the v1.0 Rev3 patch in 12.x?
(Xilinx Answer 43645) Why do some of my VFBC layers fail to appear on the XSVI output interface?

Known Issues
(Xilinx Answer 51247) Why did the software driver stop working with my Video On Screen Display (OSD) core after updating to the latest version of the ISE Design Suite?


LogiCORE IP Video On Screen Display v1.0

There is a v1.0 rev5patch available in (Xilinx Answer 35635). This patch is intended to fix issues listed below as (Xilinx Answer 33412), (Xilinx Answer 38495), (Xilinx Answer 36177), (Xilinx Answer 38497), (Xilinx Answer 38498), and (Xilinx Answer 38728).

  • Initial release in ISE Design Suite 11.3
New Features
  • Initial Release
Bug Fixes
  • N/A
Known Issues
(Xilinx Answer 33412) Why does the text zoomed to 2x, 4x, or 8x display incorrectly?
(Xilinx Answer 33398) Why do I receive a warning about a missing top level when generating the EDK Pcore interface?
(Xilinx Answer 33582) Why do the function arguments of XOSD_SetBlankPolarity function say priority instead of polarity?
(Xilinx Answer 33907) Why does the GUI allow a height and width range of 8 to 16 for the FONT RAM size?
(Xilinx Answer 34356) Why is the vfbc_wd_clk output always low?
(Xilinx Answer 34380) What is the clk_core port?
(Xilinx Answer 38505) Why do I get an XST failed error when I set Text Options, Number of Strings or String Length to zero?
(Xilinx Answer 36177) Why does the OSD fail to generate when targeting large instruction sizes, string lengths or number of strings, when targeting Spartan-6 or Virtex-6?
(Xilinx Answer 35635) Why is the layer control register in big endian format, instead of little endian format as documented in the data sheet when targeting Spartan-6 or Virtex-6 FPGA?
(Xilinx Answer 38497) Why do I see artifacts around my Text and Boxes, when using the OSD graphics controller in 3 Channel Mode?
(Xilinx Answer 38728) Why is the Video On Screen Display (OSD) so large when I use the pcore interface after applying the v1.0 Rev3 patch in 12.x?

Linked Answer Records

Child Answer Records

Answer Number Answer Title Version Found Version Resolved
47063 LogiCORE IP Video On Screen Display (OSD) v3.0 - Why does the OSD fail to generate if the Bits Per Pixel Color Depth is set to 2? N/A N/A
45913 LogiCORE IP Video On Screen Display (OSD) - Does the OSD support different input frame sizes and rates? N/A N/A
43645 LogiCORE IP Video On Screen Display (OSD) v2.0 - Why do some VFBC layers fail to appear on the XSVI output interface? N/A N/A
38505 LogiCORE IP Video On Screen Display (OSD) v1.0 - Why do I receive an XST failed error when I set Text Options, Number of Strings, or String Length to zero? N/A N/A
37757 LogiCORE Video On Screen Display (OSD) v1.0 - How long do I need to assert hblank and vblank? N/A N/A
36177 LogiCORE IP On Screen Display v1.0 - Why does the OSD fail to generate when I target large instruction sizes, string lengths or number of strings? N/A N/A
35635 LogiCORE IP Video On Screen Display (OSD) v1.0 - Patch updates for Video On Screen Display N/A N/A
34380 LogiCORE IP Video On Screen Display (OSD) v1.0 - What is the clk_core port? N/A N/A
34356 LogiCORE IP Video On Screen Display (OSD) v1.0 - Why is the vfbc_wd_clk output always low? N/A N/A
47897 LogiCORE IP Video On Screen Display (OSD) v3.0 - How do I write my into Font Table using the GPP Interface? N/A N/A
38495 LogiCORE IP Video On Screen Display v1.0 - Why is the layer control register in big endian format, instead of little endian format as documented in the data sheet when targeting Spartan-6 or Virtex-6? N/A N/A
38497 LogiCORE IP Video On Screen Display (OSD) v1.0 - Why do I see artifacts around my Text and Boxes, when using the OSD graphics controller in 3 Channel Mode? N/A N/A
38498 LogiCORE IP Video On Screen Display (OSD) v1.0 - Why are the outputs rotated left by 8-bits when using the OSD in 3 Channel Mode? N/A N/A
38728 LogiCORE IP Video On Screen Display (OSD) v1.1 - Why is the Video On Screen Display (OSD) so large when I use the pCore interface after applying the v1.0 Rev3 patch in 12.x? N/A N/A
33412 LogiCORE IP Video On Screen Display (OSD) v1.0 - Why does text zoomed to 2x, 4x, or 8x display incorrectly? N/A N/A
50420 LogiCORE IP Video On Screen Display (OSD) - Why are Operations Limited to Even Pixel Boundaries when using the OSD in 2 Channel Mode? N/A N/A
51231 LogiCORE IP Video On Screen Display (OSD) v5.00.a - Why am I unable to target 7 series low power devices? N/A N/A
51247 LogiCORE IP Video On Screen Display (OSD) - Software Driver v2.00.a - Why did the software driver stop working with my Video On Screen Display (OSD) core after updating to the latest version of the ISE Design Suite? N/A N/A
53619 LogiCORE IP Video On Screen Display (OSD) - Why does the background change to another color when a GPU layer is enabled? N/A N/A
54250 LogiCORE IP Video On Screen Display - Why does the Windows 32-bit C-Model crash when running the Example 3? N/A N/A
57278 LogiCORE IP Video On Screen Display (OSD) v5.01.a, v6.0, v6.0 (Rev. 1) and v6.0 (Rev. 2) - What is the valid range for the Global Alpha Value for each layer? N/A N/A
64661 LogiCORE IP Video On Screen Display (OSD) v5.01a - Why does the AXI Stream reset ARESETn seems to hold all control registers in reset? N/A N/A

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
47063 LogiCORE IP Video On Screen Display (OSD) v3.0 - Why does the OSD fail to generate if the Bits Per Pixel Color Depth is set to 2? N/A N/A
38728 LogiCORE IP Video On Screen Display (OSD) v1.1 - Why is the Video On Screen Display (OSD) so large when I use the pCore interface after applying the v1.0 Rev3 patch in 12.x? N/A N/A
38505 LogiCORE IP Video On Screen Display (OSD) v1.0 - Why do I receive an XST failed error when I set Text Options, Number of Strings, or String Length to zero? N/A N/A
38498 LogiCORE IP Video On Screen Display (OSD) v1.0 - Why are the outputs rotated left by 8-bits when using the OSD in 3 Channel Mode? N/A N/A
38497 LogiCORE IP Video On Screen Display (OSD) v1.0 - Why do I see artifacts around my Text and Boxes, when using the OSD graphics controller in 3 Channel Mode? N/A N/A
38495 LogiCORE IP Video On Screen Display v1.0 - Why is the layer control register in big endian format, instead of little endian format as documented in the data sheet when targeting Spartan-6 or Virtex-6? N/A N/A
36177 LogiCORE IP On Screen Display v1.0 - Why does the OSD fail to generate when I target large instruction sizes, string lengths or number of strings? N/A N/A
34380 LogiCORE IP Video On Screen Display (OSD) v1.0 - What is the clk_core port? N/A N/A
34356 LogiCORE IP Video On Screen Display (OSD) v1.0 - Why is the vfbc_wd_clk output always low? N/A N/A
33907 LogiCORE IP Video On Screen Display (OSD) v1.0 - Why does the GUI allow a height and width range of 8 to 16 for the FONT RAM size? N/A N/A
33582 LogiCORE IP Video On Screen Display (OSD) v1.0 - Why do the function arguments of XOSD_SetBlankPolarity function indicate "priority" instead of "polarity"? N/A N/A
33412 LogiCORE IP Video On Screen Display (OSD) v1.0 - Why does text zoomed to 2x, 4x, or 8x display incorrectly? N/A N/A
33398 IP-DSP MVI, LogiCORE On Screen Display v1.0, LogiCORE Video Direct Memory Access v1.0, LogiCORE Video Scaler v2.0 - Why do I receive a warning about a missing top level, when generating the EDK Pcore interface? N/A N/A
35635 LogiCORE IP Video On Screen Display (OSD) v1.0 - Patch updates for Video On Screen Display N/A N/A
54539 LogiCORE IP Video On Screen Display - Release Notes and Known Issues for Vivado 2013.1 and newer tool versions N/A N/A
AR# 33257
Date Created 09/08/2009
Last Updated 06/10/2015
Status Active
Type Release Notes
IP
  • On-Screen Display