UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33263

LogiCORE DDS (Direct Digital Synthesizer) Compiler v3.0 - When I select the Optimization Goal to the Speed option, the phase increment/offset values are written to the wrong channels

Description

When I select the Optimization Goal to the Speed option, the phase increment/offset values are written to the wrong channels. Why?

Solution

When Optimization Goal is Speed, the phase increment and offset bus consisting of DATA, ADDR, REG_SELECT, and WE should be registered, but the ADDR bus was not registered. This affects multi-channel DDS implementation where phase increment and offset were programmable and might result in the data being written to the wrong channel. 

 

This issue is fixed in version 4.0.

AR# 33263
Date Created 08/11/2009
Last Updated 05/23/2014
Status Archive
Type General Article