^
Advanced Search

AR# 33376 MIG v3.2, Virtex-6 FPGA RLDRAMII - MAX tCK violations occur in simulation for -18 parts running at 370 MHz

Description

When simulating the MIG v3.2 Virtex-6 FPGA RLDRAMII design for a -18 RLDRAMII device running at 370 MHz, MAX tCK violations occur in simulation.

Solution

For -18 parts running at 370 MHz, the maximum tCK is 2700 ps according to the Micron data sheet. The MIG RLDRAMII design incorrectly sets tCK to 2702 due to a rounding error in the time period calculation. This is simply a rounding error and so the violation can be safely ignored.

This rounding error will be resolved in MIG v3.3 which will be available with IDS 11.4.

Actions

AR# 33376
Date Created 09/09/2009
Last Updated 12/15/2012
Status Active
Type General Article
Devices
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LX
  • More
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Less
IP
  • MIG
Feed Back