We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33376

MIG v3.2, Virtex-6 FPGA RLDRAMII - MAX tCK violations occur in simulation for -18 parts running at 370 MHz


When simulating the MIG v3.2 Virtex-6 FPGA RLDRAMII design for a -18 RLDRAMII device running at 370 MHz, MAX tCK violations occur in simulation.


For -18 parts running at 370 MHz, the maximum tCK is 2700 ps according to the Micron data sheet.

The MIG RLDRAMII design incorrectly sets tCK to 2702 due to a rounding error in the time period calculation.

This is only a rounding error and so the violation can be safely ignored.   

This rounding error will be resolved in MIG v3.3 which will be available with IDS 11.4.
AR# 33376
Date Created 09/09/2009
Last Updated 08/13/2014
Status Active
Type General Article
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LX
  • More
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Less
  • MIG