We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33377

MIG v3.2, v3.3, Virtex-6 FPGA RLDRAMII - Design is unroutable when Debug Signals are turned on


When I implement the MIG output for a Virtex-6 FPGA RLDRAMII design with Debug Signals enabled, errors similar to the following occur during PAR: 


ERROR:Route:472 - This design is unroutable. To evaluate the problem please use fpga_editor. 

Routing Conflict 1:  


on pin DIADI8 on location RAMB18_X5Y104  


on pin DIADI16 on location RAMB36_X5Y52  

Conflict detected on wire: PINFEED(-90313,260920) 


This issue only occurs when targeting a 576 Mb, -25 RLDRAMII device.


For this specific RLDRAMII device, the debug signals cannot be used in this release. 

Please use the same design with the Debug Signals disabled to successfully implement the design. 


This issue is scheduled to be resolved in MIG 3.4 released with ISE Design Suite 12.1.

AR# 33377
Date Created 09/09/2009
Last Updated 10/15/2014
Status Active
Type General Article
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LX
  • More
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Less
  • MIG