UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33383

11.1 EDK, MPMC - PPC405 processor hangs without exception when illegal address requested and no PLB0 logic attached

Description

When using a PPC405 connected to a MPMC on ports IPLB1/DPLB1 without logic on IPLB0, an illegal address will not cause an exception. 

 

How do I resolve this issue?

Solution

The cause of this issue is that there is no bus logic connected that will trigger a timeout.  

 

One work-around is to connect some PLB logic to the IPLB0 port. 

 

Alternatively, it might be possible to set the entire memory range to map to the MPMC port by setting the following two PPC405 MHS parameters: 

 

PARAMETER C_IPLB1_ADDR_BASE=0x0 

PARAMETER C_IPLB1_ADDR_HIGH=0xFFFFFFFF

AR# 33383
Date Created 09/03/2009
Last Updated 05/23/2014
Status Archive
Type General Article