UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33395

FIFO Generator v5.3 - DOUT reset value does not function correctly on a Virtex-6 device Built In FIFO

Description

Keywords: core, generator, FIFO18, FIFO18E1

When I generate a Common Clock FIFO for my Virtex-6 device and target the Built In FIFO, the DOUT reset value does not function correctly. Why?

Solution

This is a known issue in v5.3 of the FIFO Generator and affects Virtex-6/-6L devices which target a Common Clock, Built In FIFO, with a data width of >18 and <= 36, and which uses the embedded output register.

This issue is scheduled to be fixed in the 12.1 ISE release.
AR# 33395
Date Created 09/07/2009
Last Updated 09/08/2009
Status Active
Type General Article