Main
Home  :  Support  :  Answers  :  11.3 EDK, plbv46_pcie_v4_01_a - The Virtex 6 FPGA Endpoint bridge incorrectly sets the NBE interrupt when receiving zero length writes.

11.3 EDK, plbv46_pcie_v4_01_a - The Virtex 6 FPGA Endpoint bridge incorrectly sets the NBE interrupt when receiving zero length writes.

AR# 33404

Search For Another Answer
Topic EDK Other IP
Last Updated 08/27/2010
Status Active
Description

The Non-Contiguous Byte Enables (NBE) bit in Bridge Interrupt Register (BIR, Offset 0x40) is incorrectly set for zero length write.

Solution

This has been fixed in the latest PLBv46_pcie core to eliminate the erroneous interrupt, and is available in EDK 11.3. 

EDK 11.3 is available at:  

http://www.xilinx.com/xlnx/xil_sw_updates_home.jsp
Applies To

Devices

  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LX
  • Virtex-6 LXT
  • Virtex-6 SXT

Design Tools

  • EDK - 11.3

IP

  • PLBv46 PCIe
 
 
/csi/footer.htm